

UNIT-1

11/8/11

INTRODUCTION TO EMBEDDED SYSTEM

Introducing Embedded Systems

→ This foreword begins with some personal philosophy about the development of embedded sm.

Philosophy :

- Some people walking along lake shores, and picking up some stones or rocks.
- One person picks one stone which is small roundish, flattish sort of rock, he says 'I'll bet I can make this rock skip five or even ten times over that lake & through.'
- Another person takes big stone which round shape & which is like basketball.
- Another example about stick - perfect for helping his mom walk since she getting older.
- In each case they saw the objects from the outside.
- They see only size, shape, color and possible uses.
- This skipping a stone on river gives the or pushes the improve our designs.
- Our ancestors digging in the garden with sharpened sticks didn't say 'I think I need a shovel.'
- Some other people says why we dig by sharpened stick I invent a shovel so I can get this job

done quicker.

- In this subject there are two main themes that will be interweaved through each of the chapters ahead.
- With each design, first look should be from the outside like its behaviours, what are the outputs, what are the constraints etc.
- As technology advances, we are able to do more and more.

Embedded Systems:

defn: Embedded systems are a combination of HW and SW parts, as well as other components that we bring together into products.

Ex: Cell phone, music player, an aircraft guidance system

OR

An embedded system is an electronic/electro-mechanical system designed to perform specific function & is a combination of both hardware & software.

- Embedded system techniques allow us to make products that are smaller, faster, more reliable, and cheaper.
- This is because of VLSI.
- Without VLSI embedded systems would not be feasible without embedded system.

SSI → ¹⁰ Hundreds of Transistor in one chip - 10-100

MSI → 1960, hundreds of Transistor - 1000

LSI \rightarrow 1970 (mid) \rightarrow 1000 transistor, 10,000 began in 1974
VLSI \rightarrow 1980 ^{Several} billion transistor.


- \rightarrow Embedded s/m present a variety of challenges as we bring the h/w, the s/w of the world outside of the microprocessor together.
- \rightarrow A few years ago when microprocessors and PROM first appeared as new tools, developing applications.
- \rightarrow Today we were ready designing embedded applications comprising thousands of lines of code, multiple microprocessors, VLSI components & array logic that may be distributed around an office or around the world.
- \rightarrow Unlike the desktop PC, an embedded computer must interact with wide variety of analog and digital devices.
- \rightarrow The skilled embedded developer must know and understand the operation of sensor & transducers, A/D conversion and vice-versa, etc.

Building an embedded s/m:

- \rightarrow In addition to a wide variety of other hardware components, we embed 3 basic kinds of computing engines into our s/m.
 - \rightarrow Microcomputers, microprocessors and microcontroller.
- \rightarrow The Microcomputers & other h/w elements are connected via the s/m bus.

- The s/m bus which provides an interconnection.
h/w.
- s/m buses are divided into 3 categories.
 - 1) Address 2) Data & 3) Control.
- The microprocessor controls the whole s/m.
- It executes the set of instructions called firmware.
- And stored in ROM in the memory subsystem.
- The μP fetches the instructions, decodes & executes it.
- The specific set of instructions that a μP knows how to execute is called instruction set.
- The term embedded s/m refers to a system, that is enclosed or embedded in a large s/m.
- The watchdog timer is used to reset the s/m when any errors or failure occurs.
- Watchdog timer is Non-Maskable Interrupt (NMI).
- It uses Real-Time Operating s/m.
- The Real-Time s/m again divided into 3 types.
 - 1) Soft-Real Time: If the s/m failure to meet the time constraints results only degraded performance.
 - 2) Hard-Real Time: If a time constraint is not met is called hard-real time.
 - 3) Firm real-time s/m: It falls b/w with a mix of the two kinds of tasks.

- An RTOS is specially designed and optimized to predictably handle the strict time constraints associated with events in real-time context.
- All these are integrated to form an Microprocessor-based embedded system, as shown in figure.



The Embedded Design and Development Process

- The design of a new embedded appl² with some thought about the problem, wrapped some registers, logic & buses around the microprocessor, wrote a few lines of assembly language code & debugged it.
- A few 558, 562 gate packs and firmware that fit into a couple of PROMs as shown in figure




fig: Building an embedded s/m.

The Embedded System Life Cycle

- A high-level flow through the development, and test of ~~the physical system~~ identifies the major element of the development life cycle.
- The h/w portion of the life cycle involves the design, development, and test of a physical s/m architecture, packaging, printed ckt boards, the individual components.
- The s/w portion consists the code or algorithm portion of the application.
- Such s/w may be written in a high-level language, assembler, or a mixture of the two.




Fig: The embedded system life cycle.

→ The traditional design approach has been to traverse the two sides of the accompanying diagram separately. That is

→ Design the h/w components

→ " " s/w "

→ Bring together

→ Spend time testing & debugging the s/w.

→ For increased productivity, reducing design cycle time & improving quality design contains

* ensuring the h/w & s/w specifications & i/p to the process

* Formulating the architecture for the s/w to be design

* Partitioning the h/w & s/w.

* Providing an iterative approach to the design of h/w and s/w.

Some of the major aspects in the development of embedded Applications are or Considerations

* Digital h/w and s/w architecture.

* Formal design, development and optimization process

* Safety and reliability

* Digital h/w and s/w design

* The interface to physical world analog to digital signals.

* Debugging troubleshooting and test of our design.

Some of the important steps in developing an embedded s/m are

- * Requirements defⁿ
- * System specification
- * Functional Design
- * Prototyping

Interfacing to the Outside World





Figure: Interfacing to the outside world.

- Embedded applications are intended to work with physical world.
- By sensing various analog or digital signals while controlling, manipulating or responding to others.
- The study of the interface to the external world extends the I/O portions of the Von-Neuman machine as shown in fig.

→ The study of basic transaction management, consistency models and error management continues the thread of designing safe and reliable s/m.



UNIT-2

11/11

The Hardware Side - Part 1:

AN INTRODUCTION

Introduction:

- The HW, SW and firmware are essential elements in today's embedded systems.
- The digital HW provides the platform from which the three can perform amazing tasks. [HW, SW & firmware]
- Hardware brings a variety of strengths and weakness to the design.
- SW and firmware do the same.
- In this we will begin with the high-level structure and components.
- The core is usually μP , μC or microcomputer.
- Today's world we are using VLSI circuits. These are comprising significant pieces of μP , μC & μC computer, FPGA, CPLD, ASICs.
- we have to include some memory.
- Two categories of integrated circuits (SSI & MSI) we call glue logic.
- Here we will start with μP which is μC & then look inside hardware components.

THE CORE LEVEL




Fig: Four major blocks of an Embedded system

- The memory block serves to hold collections of program instructions that we call software & ~~the~~ firmware.
- The memory block is also to provide short-term (temporary) storage for inputs and output data & intermediate results of components.
- Data and other kinds of signals come into the system from the external world to the input block.
- The output block provides the means to send data or other signals back to the outside world.
- These move signals into, out of system throughout the system by paths called buses.
- The Transmission and Reception purpose the buses are used.

→ Buses are simply connections of wires that are carrying related electrical sig from one place to another.

→ There are three major categories

→ Address

→ data

→ Control.

→ Ex: is telephone s/m.

→ The number you dial is the address of where your conversation will be directed.

→ Ring is one of the control signals.

→ Finally your voice or text msg is the data you are moving from your location to another person.

→ In digital world sig are expressed as binary digits 0's and 1's.

→ The elements of such ~~location~~ collection are called bits.




Fig: Data movement over an eight bit bus.

→ The bus size depends on the word size.




Fig: A typical bus structure comprising Address, Data & Control signals.

- The source of the transfer the array of eight bit values:
- The destⁿ is our display.
- Fig shows the high-level functional diagram, ~~to~~ to illustrate a typical bus configuration comprising the address data and control lines.
- we will often label the bus widths using the annotation / bus width, as shown in fig




Fig: Identifying the number of sig in a bus.

The Microprocessor is

Defⁿ: A MP is an integrated implementation of the central processing unit portion of the machine; it is often simply referred to as a CPU or datapath.

- MP differs in complexity, power consumption and cost.
- The registers are small amounts of high-speed memory that are used to temporarily store frequently used values such as loop index or the index into a buffer.
- To implement a complete computer s/m, we must still include the input/output subsystem & the external memory systems.




Fig: A block diagram for a MP based s/m.

- Here we also include a clock or timing reference as the basis for timing & scheduling.
- All the components are connected via a s/m bus or buses as shown in figure.
- Here two different memory blocks are used. The firmware or pgm store contains the appl² code
- Data store contains the data that is being manipulated, sent or brought to the external world
- The data memory usually made up of RAM.

The Microcomputer:

- Defⁿ: The microcomputer is a complete computer s/m uses a microprocessor as its computational core.
- microcomputer will also utilize numerous other large-scale integrated (LSI) circuits to provide necessary peripheral functionality.

The Micro Controller:

- Defⁿ: Microcontroller is a single chip electronic device which contains MP in addition to that RAM, ROM, I/O devices, Timers etc.
- It also includes A/D converter, D/A converter, digital serial or parallel comm² channels & Direct Memory Access (DMA).
- Microcontroller find great utility in basic embedded

applications where low cost is a significant constraint.




Fig: A block diagram for a Microcontroller-based s/m.

Digital Signal Processor: [DSP]

- A special purpose microprocessor called a digital signal processor.
- The DSP is becoming common in embedded s/m.
- DSP is typically used in conjunction with a general-purpose processor to perform specialized tasks such as image, speech, audio or video processing.
- It is as shown in figure.

- The tasks performed by 'dsp'.
- In real world analog signals are captured through an A/D converter, processed & retrieved D/A converter.
- The main strengths of DSP is its ability to perform basic arithmetic computations such as multiply, add and shift at the rate of millions of operations in one second.
- To support higher speed arithmetic, the device will often implement a multiply-accumulate (MAC).
- Here the primitive in which multiply & add to the accumulator is performed in a single operation.





Fig: A block diagram for a DSP.



- The word size in a μP refers to the size of an integer.
- If μP uses the word size of 32-bits, such processor is called a 32-bit machine.
- The figure shows the big endian v.s. Little endian notation.
- Different μP , OS and also interpret such words in different ways.
- When executing a design, it is absolutely essential to determine which format each of those components in the μP uses.

UNDERSTANDING NUMBERS.

- In an embedded μP , the integers & floating point numbers are normally represented as a binary values and are stored in memory or in registers.
- The expressive power of any number is dependent on the number of bits in the number.

Resolution:

- let's consider a 4-bit word.
- If the word is used to hold a number, bits comprising the word can be interpreted several ways.
- As shown in Table.

Table: Interpreting a 4-bit Number

Interpretation	Expressive Power
Integer	0 - 15
Real	
xxx.x	0 - 7.5
xx.xx	0 - 2.75
x.xxx	0 - 1.6875


- Interpreting the number as a real with two bits devoted to the fractional component provides two digits of resolution.
- We can express and resolve a binary number to 2^{-2} .

Example:

- To represent the number 2.3 using a 4-bit binary number with 2 bits of resolution,
- The best that we can write 2.5 (10.10)
- 2.5 or (10.01) 2.25.

1	0	.	1	0
---	---	---	---	---

- Two can be write as 10_{10} and 0.5 is represented as 10.
- Key for 2.25 = 10.01.
- There are two methods to express the numbers
 - ↳ Truncate \Rightarrow Rounding.
- Let us consider a real number \underline{u} N.
- Either we can do that number by truncation or rounding according to the word size.
- Whether we round or truncate the resulting number will have an error.
- The figures show for a plot of original number v/s the truncated or rounded number.



Figs Truncation vs Rounding.

→ The error following the opⁿ is computed as

$$E_R = N_{rounded} - N$$

$$E_T = N_{truncate} - N$$

Table: Truncation vs Rounding Error

	N	$N_{rounded}$	$N_{truncated}$	Error
Truncation	0	0	0	0
	2^{-n}	0	0	-2^{-n}
Rounding	0	0	0	0
	$-\frac{1}{2}2^{-n}$	0	0	$-\frac{1}{2}2^{-n}$
	$\frac{1}{2}2^{-n}$	2^{-n}	0	$\frac{1}{2}2^{-n}$

Truncation $-2^{-n} < E_T \leq 0$

Rounding $-\frac{1}{2}2^{-n} < E_R \leq \frac{1}{2}2^{-n}$

Propogation Error:

- Here we are going to analyze how the errors propogate under processing.
- We begin with two numbers N_1 and N_2 .
- Under truncation the error is less than 1 least significant bit.

Addition:

→ We can take the numbers with an error

$$N_1E = N_1 + E_1$$

$$N_2E = N_2 + E_2$$

$$N_1E + N_2E = (N_1 + E_1) + (N_2 + E_2)$$

$$= N_1 + N_2 + E_1 + E_2$$

The error in resulting sum is in range

$$2 \cdot 2^{-n} < E_T \leq 0$$

$$\underline{2} \cdot 2^{1-n} < E_T \leq 0$$

$$[\dots 2 \cdot 2^{-n} = 2^{1-n}]$$

→ Observe that the resulting error is the sum of the original errors.

Multiplication:

$$N_1 E = N_1 + E_1$$

$$N_2 E = N_2 + E_2$$

$$N_1 E \cdot N_2 E = (N_1 + E_1) \cdot (N_2 + E_2)$$


$$= (N_1 \cdot N_2) + (N_2 \cdot E_1 + N_1 \cdot E_2) + (E_1 \cdot E_2)$$

→ Neglect $E_1 \cdot E_2$ & Number is not containing error

$$(N_2 \cdot E_1 + N_1 \cdot E_2) < E_T \leq 0$$

→ Here the magnitude of the error now depend on the size of the numbers.

Example



$$E = 100 \text{ VDC} \pm 1\%$$

$$I = 10 \text{ A} \pm 1\%$$

$$R = 10 \Omega \pm 1\%$$

Find the power.

Solⁿ: The power dissipated in the resistor R can be calculated in 3 ways.

Addresses :-

- By the earlier functional diagrams of μP we learned that information is stored in memory.
- Each location in memory has an associated address much like an index in an array.
- If an array has 16 locations to hold information it will have 16 indices.
- If a memory has 16 locations to store information it will have 16 addresses.
- Information is accessed in memory by giving its addresses.
- Each address has a unique binary pattern.
- Addresses begin at binary 0 to maximum value the word size permits.
- For a word size of 32 bits the addresses will range (in hex) from 00000000 to FFFFFFFF.
- If 32 bits we have 4,294,967,296 (2^{32}) unique combinations.
- Figure shows how a word might look if the bits are interpreted as expressing an address.





Fig: Expressing Addresses.




Fig: Using the value of one variable
to hold the Address of Another
Variable.

Instructions :

- The purpose of an instructions is to direct the flow of the μP to perform a series of actions.
- Such actions can be included the following
 - Arithmetic & logical calculations
 - Assign or read the value of a variable
 - move data from one place to another such as from input to o/p.
- By this type of instructions it contains the operations.
- The entities that instructions operate on are denoted operands.
- The number of operands that an instruction

operates on at any time is called the arity of operations.

Eg: $x = y + z;$

→ we have two op²

→ Addition and

→ Assignment op².

→ Addition op² is performed by two operands (y & z)

→ The addition operator is said to be a binary operator → its arity is two.

→ The assignment operator: ∴ The op² is performed by giving x the value returned by the addition op².

Let's look at several C++ instructions.

↳ $x = y;$

→ The instruction expresses the basic C++ assignment operation in which the value of the operand (the source operand) is assigned to the operand (the destination operand).

→ Here there are two operands (x & y). So the operator is binary operator.

→ Such instructions are referred to as two op².

of two address instructions.

2. $Z = X + Y$.

→ It adds X & Y and result is stored in Z .

→ Here X and Y are sources and Z is the destination.

→ ~~X &~~

→ Its having three operands.

3. $X = X + Y$.

→ It has a two operands X & Y .

→ The result is assigned to X .




→ If we ignore intermediate result X & Y are source and X again acts as destination.

4. $++X$ or $X++$.

→ This operation is used to increment the value of the variable.

→ In this case X is both source and destination of the operation.

→ Such an instruction is designated as a one-operand or one-address instruction.









Fig: Expressing Instructions.

- In fig we see that within 32-bit word, the bits are arranged into groups or fields.
- Some of the fields are interpreted as the operation to be performed, and others are seen as the operands involved in the operation.

Register - A first look.

- A register is a special kind of memory which is large enough to hold a single data word.
- A register is a piece of short-term memory that temporarily holds the operands during the execution of an instruction.

- Depending on the architecture of the μP , it may have the few registers - 16 to 256 or it may have over 1000.
- Those μP in the former category are referred to as CISC.
- And those in the latter called RISC.
- The number of registers is not the only difference b/w the two architectures, their effect on the μP performance can be significant.
- The operand fields in the two- and one-operand instructions are large enough to provide more than 256 combinations as register designators.







Fig: Expressing instructions.







Fig: Possible Interpretations of a set of bits as big Endian representation.

EMBEDDED SYSTEMS - AN INSTRUCTION SET VIEW.

- The s/w (firmware) in an embedded s/m is generally written in a high-level language such as C/C++.
- Sometimes it may be written in assembly language for the machine on which the application is to run.
- Sometimes combinations of the two are used for optimization of speed or size.
- μP uses the machine level language i.e. binary 0 & 1, that controls the μP components in the execution of an instruction.
- We are working with a set of instructions called instructions sets.
- The ISA (Instruction Set architecture) provides to the programmer the public interface for the underlying μP .
- At the assembly level language, mnemonic names are given to binary patterns expressed by the opcodes.
- The μP written in assembly language is translated into machine code by Assembler.

Instruction set - Instruction Types.

- A μP instruction set specifies the basic operations supported by the machine.
- We can classify the instructions into ~~the~~ 3 groups.

- 1) Data Transfer
- 2) Flow of Control
- 3) Arithmetic & logic.

1) Data Transfer Instructions :

- Data transfer instructions are responsible for moving data around inside the processor.
- As well as for bringing data in from the outside world or sending data out.
- Each instructions have three pieces of information
 - * data
 - * location
 - * source of the transfer
 - * the destination of the transfer.
- The source and destination must be of following
 - 1) A register
 - 2) Memory
 - 3) An input or output port.
- Some of the data transfer instructions are
 - LD dest², Src → load-source operand transferred to dest² operand can be either register or memory location
 - ST Src, dest² → store-source operand transferred to destination operand source must be a register and destination must be a memory.

MOVE destⁿ, Src → Transfer from register or memory to memory.

XCH destⁿ, Src → Interchange the source and destination operands.

PUSH/POP → Operand pushed onto or popped off the stack.

IN/OUT destⁿ, Src → Transfer data from or to an I/O port.




Fig: Transferring Data.

Addressing Modes.

- MP design will implement four to eight different addressing modes.
- A portion of each operand field is designated as a specification to the h/w as to how to interpret

or use the information in the remaining bits of the associated field.

- This specification is called the address mode.
- The address that is ultimately used to select the operand is called the effective address.
- Some of the more commonly used addressing modes are

- 1) Immediate
- 2) Direct and Indirect
- 3) Register direct & Register Indirect
- 4) Indexed
- 5) Program Counter Relative




Fig: Instruction types enhanced to include AM inform

Immediate Mode:

- An immediate mode instruction uses one operand fields to hold the value of the operand rather than a reference to it.
- The major advantage of such an instruction is that the number of memory access is reduced.
- Fetching the instruction retrieves the operand at the same time.
- There is no need for an additional access.
- The immediate instruction might appear as a one- or two operand instruction as shown in figures.





Fig: Immediate mode instructions formats.

- The one operand version contains the immediate value.
- The MOVE #BH ~~indicates~~ indicates the 'B' value

is moved to Accumulator.

→ By `MOVE OP1, #BH` indicates that the value is moved to operand 1.

→ By some processor, the instruction mnemonic designates that the op² is to be use as immediate operand.

→ Some of examples are

`STI` → store immediate

`LDI/LOADI` → load immediate

`MOVI` → Move immediate.

Direct and Indirect modes.

→ In this type of mode we are working with operand addresses rather than operand value.

→ In both cases, the first level of address information is contained in the instruction.

→ In direct mode, the contents of the operand field in the instruction are the address of desired operand.

→ In indirect addressing mode, the field contains the address of the address of the operand.

→ The main disadvantage is that the additional memory accesses necessary to retrieve an operand.

→ The double ** symbols preceding the operands in the indirect access mode indicate that two levels of indirection are necessary to reach the final operand in memory.






Fig. Direct and Indirect Addressing format.


Register Direct and Register indirect modes

- The distinction b/w the register direct & register indirect modes lies in the content of the referenced register.
- The major disadvantage of Indirect addressing is that an additional memory access is needed to retrieve the operand's value.
- When utilizing direct addressing, the value of the operand is found in the register.
- The * preceding the second operand in the indirect instruction indicates that the assembler is to set the indirect addressing mode for instruction.



MOV R₂, R₃

- In this case the Register R₃ value or data is moved to Register R₂.



→ For the ^{Reg} indirect op² the value of one variable, stored in memory and pointed to by the pointer, which is assigned to a second variable.

Indexed Mode :

- The indexed or displacement addressing mode provides support for accessing container-type data structures such as arrays.
- The effective address is computed as the sum of base address and the contents of the indexing register.
- It is important that following the execution of the instruction, neither the base address nor the index values are changed.
- The major disadvantage of indexed addressing is the time burden associated with computing the address of the operand & then retrieving the value from memory.




Fig: Indexed Mode Data Transfer Operations.

Program Counter relative mode :

- The program counter contains the address in memory of the next instruction to be executed.
- Program counter relative mode is almost identical to the indexed addressing mode.
- But there are several important differences.
 - 1) The counter is assigned the value of the computed effective address, i.e. the contents of program counter are modified as a result of executing the instructions.
 - 2) The value in the program counter serves as the base address.

3) The offset that is added to the Program Counter is signed number.




Fig: Program Counter Relative Operations.

- The operand 0 is serving as the index register & is holding a value that has already been stored in it.
- The effective address is computed by adding the contents of the register identified by operand 0 to the contents of the program counter.
- The pgm counter contents are then updated to the new value and now refer to the instruction at the computed address.

Execution flow :-

→ The execution flow or control flow captures the order of evaluation of each instruction comprising the firmware in an embedded application.

→ There are four types of

1) Sequential

2) Branch

3) Loop

4) Procedure or function call.

1) Sequential flow :

→ It describes the fundamental movement through a program.

→ Each instruction contained in the program is executed in sequence one after another.

→ A significant amount of the total code in an application is evaluated and executed in sequential order.




Fig: Sequential flow.


```

MOVE R1, #AH; // puts 10-hex A - into R1
MOVE R2, #14H; // puts 20-hex 14 - into R2
ADD R3, R1, R2; // computes R1+R2 & puts the
                // result into R3.
    
```

Fig: Assembled Sequential flow.

2) Branch:

→ A branching construct terminates a sequential flow of control with a decision point.




Fig: The Branch Construct.

→ At such a point, one of several alternative paths for continued execution is taken based on the outcome of a test on some condition.

→ The branch construct is used to implement an if else, switch, or case statement.

→ The branch may be executed unconditionally, in which case the contents of the PC are replaced by the effective address specified by the operand.

→ The Conditional branch is also executed.

→ The conditional information is temporarily held as a collection of bits in flag registers or condition code register.

E, NE → operand 1 is equal/not equal to operand 2.

Z, NZ → The result of the operation is zero/not zero.

GT, GE → Operand 1 is greater than/greater than or equal to operand 2.

LT, LE → Operand 1 is ~~greater~~ less than/less than or equal to operand 2.

V → The operation resulted in an overflow.

C, NC → The operation produced a carry/no carry.

N → The result of the operation is negative.

These are the some examples for the condition codes.

BR label → Unconditional branches to the specified label.

BE label, BNE label → branches to the specified label if the equal flag is set or not set.

BZ label, BNZ label → branches to the specified label if the zero flag is set or not set.

BGT label → branches to the specified label if the greater than flag is set.

BR label → branches to the specified label if the overflow flag is set.

BC label, BNC label → branches to the specified label if the carry flag is set or not set.

BN label → branches to the specified label if the negative flag is set.

These are some examples for the branching instructions.

CMP R₂, R₁ // Compare R₁ with R₂, will set equal flag

BE \$1 // if the equal flag is set jump to \$1

SUB R₃, R₄, R₅ // Compute d-e & put result in c.

BR \$2 // \$2 is label created by compiler.

\$1: ADD R₃, R₄, R₅ // Compute d+e & put result in c.

\$2: ...

These are some examples for Assembler. if else construct.

loop:

→ The loop construct permits the designer to repeatedly execute a set of instructions either forever or until some condition is met.




Fig: The Looping Construct.

→ The decision to evaluate the body of the loop can be made before the loop is entered (entry condition loop) or after the body of the loop is evaluated (exit loop).

→ The body of the loop is continually evaluated long as the loop variable is less than a specified value.

```
$1: CMP R2, #10 // test if R2 < 10
    BGE $2 // if R2 greater than or equal to
            equals to $2.
```

```
ADD R3, #2H // compute index + 2 put result
            index.
```

```
ADD R2, #1H // Add 1 to myVar
```

```
BR $1 // Continue looping
```

\$2:

These are some examples for looping Construct.

Procedure or function call

- The procedure or function invocation is the most complex of the flow of control constructs.
- It is not more difficult; it is simply more involved.
- Such an invocation requires that the control flow leave the current context, execute a set of instructions and then return to the original context.




Fig: The Procedure Call.

Common Procedure Call Instructions are

CALL operand → PC is unconditionally saved & replaced by specified operand; control is transferred to specified memory location.


RET → Previously saved contents of PC are restored and control is returned to previous context.

→ Before we are going to examine the call process, we need to introduce a data structure called a stack.

~~Definition~~ Stack :-

Stack :-

- The stack is a data structure that occupies a area in memory.
- It has finite size and supports several operations.
- Its structure is similar to an array except that unlike an array, data can be entered or removed only one location called the top.
- The top of the stack is equivalent to the index in an array.
- When a new piece of data is entered, everything below is pushed down.



push 1 push 2 push 3 pop Pop

Fig: Stack Operations

- Data entry is called is called a push.
- Data removal is called a pop.
- The memory address reflecting the current top of the stack is remembered & modified after each addition or removal.
- Such an address is called a stack pointer.




Fig: Managing the stack pointer.

PUSH:

- The push operation increments the address that is held by the stack pointer.
- For ease of implementation, the address contained in the stack pointer is typically incremented from a lower memory address to higher memory address.

POP:

- The pop operation takes something off the top of the stack by first retrieving the value in the memory location designated by the stack pointer.
- And then decrements the address that is held by the stack pointer to the next lower address.
- The retrieved value value is returned as the result of the pop operation.

Process:

- Code execution proceeds in a sequential manner until the function call is encountered.

→ Flow control switches to the function, the
comprising the function body is executed, and
flow returns to the original context as shown
in figure below.




Fig:- Function Call Construct.

- The return address and parameters are pushed onto the stack.
 - The address saved is 3054
 - The parameter saved is 3.
- Address of the function body 5000 is pushed into PC.
- Instruction at 5000 begins executing.
- Execution continues until 5053.
- Return encountered

Stack gets

Return values

Stack loses

Return address

6. Return address is put into PC.
7. flow returns to address 3054, and the top of stack is popped and put into register R2.
8. Execution continues at 3055.

These all are function call flow of control.

- An additional function call been encountered in function F1, an additional identical process would have occurred.
- The process can be repeated multiple times.
- we must aware of stack. If it is overflow means we begin to lose information, particularly the return address.

ARITHMETIC & LOGIC




Fig: The ALU Block diagram.

- Arithmetic and logical operations are essential elements in affecting what the processor is to do.
- Such operations are executed by any of several hardware components comprising the ALU.
- In figure, data is brought into the ALU and held in local registers.
- The opcode is decoded, the appropriate operation is performed on the selected operands.
- The result is placed in another local register.

Arithmetic

- The processor will support four basic arithmetic functions: add, subtract, multiply and divide.
- Simpler processors will only execute addition and subtract.
- The add and subtraction operations may be supported in two versions, with carry and borrow and without carry, borrow.
- If floating point hardware unit is included operate floating point mathematics.
- Some of the Arithmetic instructions are as follows

ADD2, ADD3 // Two or three operands add
ADDC // addition with carry.
SUB2, SUB3 // Two or three operands subtract
SUBB // subtraction with borrow.

MUL // multiplication
DIV // Division
INC // increment
DEC // decrement
TEST // Operand tested & specified condition set
TESTSET // atomic test and set

Logical Operations :

- Logical operations performed in terms of 0's and 1's.
- Such operations are particularly useful in embedded applications where bit manipulation is common.
- Some of the examples of logical operations are below.

AND bitwise AND
OR bitwise OR
XOR bitwise exclusive OR
NOT or INV bitwise Complement
CLR or SET Clear or set
CLRC, SETC Carry Manipulation.

Shift Operations :

- Shift operations typically perform several different kinds of shifts on collections of bits or words.
- Three kinds of shift are supported: logical, arithmetic & rotate.

- Any of the shifts may be implemented as a shift to the left or to the right.
- A logical shift enters a 0 into the position vacated by the shift, the bit on the end is discarded.
- An arithmetic shift to the right propagates the sign bit into the vacated positions, a shift bit to the left enters 0's on the right-hand side and overwrites the sign bit.
- The rotate shift circulates the end bit into the vacated bit position on the right- or left-hand side based on a shift to the left or to the right.
- Examples of shift instructions.
 - SHR operand, count → logical shift right
 - SHL operand, count → logical shift left
 - SHRA operand, count → arithmetic shift right
 - SHLA operand, count → arithmetic shift left
 - ROK operand, count → rotate right
 - ROL operand, count → rotate left.

Embedded Systems - A register View:

- The instruction set specifies the basic operations by the machine.
- The instruction set expresses the machine's ability to transfer, store data, operate on data & make decisions.

→ Underlying the instructions set is the physical h/w necessary to implement the operations directed by the instructions.

→ The core hardware comprises a control unit and a datapath as shown in fig.




Fig:- A Control and datapath Block diagram.

→ The datapath is a collection of registers and associated set of microoperations on the data held in the registers.

→ The Control unit directs the ordered execution of the microoperations so as to effect the desired transformations of the data.

→ The s/m hence can be expressed by the movement of the data among those registers, by operations and transformations & by the management of how such movements and operation take place.

- Here we are going to use the set of operations at the register level or Register transfer level
- We will find that working initially at the level is natural and convenient.

The Basic Register

- A register is a storage device that is capable of holding the collection of one or more bits.
- There are two types

1) Parallel Data Entry

2) Serial " "

1) Parallel Data Entry





Fig: The registers at several levels of Abstract Parallel Data Entry.

- By parallel data entry we are going to give input simultaneously.
- And we will get output also simultaneously.
- The figure shows a simple box with the bits numbered to reflect the size and outputs of the register.
- They are elaborated by including some control signals.

⇒ Serial Data Entry




Fig: A register at several levels of Abstraction
Serial Data Entry.

Register Operations

→ Registers support two basic operations.

1) Read


2) Write

Write to a register

→ A parallel write operation begins when the data placed onto the inputs of the registers.

→ A delay to allow the data to settle on the the write signal is asserted.

→ A serial write operation the signal must accompany each data bit that is entered. shows in fig below.



parallel write


Serial write

Fig: Writing to a Registers

Read from a register

→ The read operation is executed as shown in fig. below.

→ The read signal is issued; following some delay the data appears on the register output.



→ The output data will be a copy of the contents of the register, the state of the register is unchanged by the read operation.

→ In some designs, when the read signal is not asserted, the output from the register is disabled.

→ Output is disabled by an enable control signal.

Register view of A microprocessor

→ We will begin by looking at the components that comprise the datapath from a register point of view.

Type	Instruction	ISA level	Register Transfer level
Data transfer	Move register	MOVE R ₁ , R ₂	R ₁ ← R ₂
	Move from memory	MOVE R ₁ , memadr	R ₁ ← (memadr)
	Move to memory	MOVE memadr, R ₁	(memadr) ← R ₁
	Move immediate	MOVE R ₁ , #DEAD	R ₁ ← #DEAD
Control flow	Unconditional branch	BR #1	PC ← #1
	Conditional branch	BNE #1	Cond (PC ← #1) if (Cond) PC = #1
Logic	Complement Accumulator	CMA	AF 7A
	AND register	AND R ₁ , R ₂	R ₁ ← R ₁ AND R ₂
	OR register	OR R ₁ , R ₂	R ₁ ← R ₁ OR R ₂
Arithmetic	Shift register	SHL R ₁ , #3	shift to left R ₁ by 3 times.
	ADD register with carry	ADD R ₁ , R ₂	R ₁ ← R ₁ + R ₂ + C
	Clear carry	CLRC	C ← 0


$PC \leftarrow (PC + 1)$
 $PC \leftarrow PC$

NOP
 HALT

Pgm control Dont execute any instr
 stop executing instr

Architecture Operations empowered is RIN.

Table: Instruction Set



The general purpose registers are used to store the data.
 The ALU performs the operations on the data.
 The PC points to the next instruction to be executed.
 The IR holds the instruction being executed.

The Datapath





Fig: RISC model for a CPU datapath and memory interface.

- Here the PC program Counter holds the next instruction address which can be executed.
- Instruction Register - IR holds the current instruction.
- The ALU performs the operation and the flag registers update the status.
- The general purpose registers are used to store the data temporarily.

- Memory Address register → MAR holds address during read or write operation.
- Memory data registers - MDR holds operand during ~~ATU~~ operation. read or write operation.
- TRO holds operand during ATU operation.
- TRI hold the result of an Arithmetic operation.

Processor Control

- The control of the microprocessor datapath comprises four fundamental operations defined as the instruction cycle.
- The steps are as shown in fig.



- Fetch - fetch instruction
- Decode - Decode current instruction
- Execute - Execute current instruction
- Next - compute address of next instruction.

Fig: Instruction Cycle.

Fetch:

→ The fetch operations retrieves an instruction from memory.

→ That instructions is identified by its address, which is the contents of the program counter.

Example: `MOV R1, *PC`.

→ Move the memory word identified by the address contained in the program counter into the instruction register.

→ First it will go to memory address and reads data from that memory address.

Decode:

→ The decode step is performed when the operation field in the instruction is extracted from the instruction and decoded by the instruction.

→ It is forwarded to control logic, which will initiate the execution portion of the instruction cycle.

Execute:

→ Here the instruction is executed.

→ Store the contents of a register in a named location in memory.

→ Add the contents of register to a piece of data in memory & place the result back into the memory.

Next:

→ It will fetch the next instruction after the execution of the previous instruction.

The concept of state and Time.

Time:

→ A combinational logic system has no notion of time or history.

→ Here neglecting the delays through the system, we find that the output is immediate and a direct function of the current input set.

→ The current output of a finite-state system depends both on the path the system took to reach the current state and potentially, the present values of the input set.

State:

→ State defines the status of any variables which present in the system.

→ Each set of values represents a unique state.

→ When the value of any variable changes, the state of s/m changes.




Fig: A collection of states.

State changes

- In logic device, has two states, binary 0 & 1
- For a set of state variables, the state change time are called the behaviour of a system

The state Diagram

- In embedded systems, the state diagram, or formally a graph.
- That means used to capture, describe and specify the behaviour of a system.
- In a state diagram each state is represented by a circle, node or vertex.
- We label each node to identify the state
- The label should be simple and descriptive
- A memory device has two states logical 0 or 1
- To express this behaviour we need two nodes




Fig: states of digital memory device.





Fig: Transitions between states in a digital memory device.

- By transition between states (two states) we are representing by a line or arrow called an arc.
- The line has a direction so it is called directed graph.
- The head or point of the arrow indicates the final state.
- Tail indicates the initial state.

Example for state Diagram.



enter room
if is state awake
input boring event
change to state asleep
else if state asleep
input fall of chair
change to state awake

Fig: Textual Description of the behaviour expressed in the state diagram.

Finite State Machine - A theoretical Model

- A sequential circuit or more formally, a means by which we ultimately transform the behaviour expressed in state diagram into h/w and/or software implementation.
- A h/w implementation of such machines can be affected utilizing
 - LSI or VLSI, Arrayed logic, PLDs or CPLDs, ROMs or Discrete logic.
- A s/w implementation will typically appear as firmware that encodes the piece of h/w.
- Simple FSM as shown in fig below.
- Clock have no inputs such clock is called Autonomous clock.
- As move to more complex design we will have inputs as well outputs.
- A high-level block diagram for a FSM be




Fig. An Autonomous clock




Fig. A high-level block diagram for a FSM

- FSM machine decompose into two sets: state variables & outputs.
- The diagram illustrates the essence of the state of the machine.
- If we continue increasing the level of detail in we now include the storage elements.
- The model has 'n' inputs, 'm' outputs & variables.
- A memory device is associated with each state variable, and each state variable is associated with a memory device.
- Here we can begin to formalize our model of
- That models must reflect the i/p's, o/p's, state variables and movement b/w states.
- We specify the set of variables X_i to represent the 'n' inputs.
- Z_j to represent 'm' outputs from the s/m.
- Y_k to represent the 'p' internal state variables.

$$M = (I, O, S, \lambda, \delta)$$

- I - finite nonempty set or vector of i/p
- O - " " " " " " of o/p
- S - " " " " " " of state
- δ - Mapping $I \times S \rightarrow S$
- λ - Mapping $I \times S \rightarrow O$ - Mealy

λ_2 - mapping $S \rightarrow O$ - Moore Machine.

→ The operator in the mapping S & λ_1 is the Cartesian or cross product.

→ We define the Mealy & Moore machines

Mealy machine - λ_1

The o/p is a function of the present state & i/p's

Moore machine - λ_2

The o/p function of the present state only.

— 0 —

Verified
Abstath
21/08/14
H.O.B.A.C.E.T
A.C.M. Dept. of
Engineering and Technology
Rural College of
Technology
M. S. R. 581 207